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ABSTRACT 
In era of technology, rapid advancement of low-loss converter design has 
become a major challenge to designers. Synchronous Rectifier Buck Converter 
(SRBC) is one of them. It is perceived that the development of low power 
converters in future must have the capability to operate in megahertz switching 
frequency. In this work, the study and evaluation of parameters in SRBC for two 
conditions: Continuous Conduction Mode (CCM) and Discontinuous Conduction 
Mode (DCM) will be carried out. This will help in search of the optimized 
parameter values for both conditions. This project will be based on simulation 
circuit using PSPICE software. The simulation will involve the study of the data 
sheet, circuit operation and the fundamental of SRBC circuit. Then, the results 
will be evaluated in terms of its losses, ripple and also body diode conduction. At 
the end of the project, the comparison between Conventional SRBC with 
Adaptive Gate Drive (AGD), Compensator and AGD, MOSFET Parallelism and 
Maximum Power Point Tracking (MPPT) are done to analyze on the performance 
of the circuit. It is found that the optimized parameter values for CCM are £=15 
11H, C=0.625 11F and R=3.5 n while for DCM the value are L=l 11H, C=9.375 f.IF 
and R=4 n. Comparatively, it is proven that the Conventional SRBC is best 
when implementing using MPPT controller due to its ability in improving the 
output voltage and current and also reducing the losses which are voltage ripple, 
current ripple and body diode conduction. 
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1.1 Background of Study 
CHAPTER I 
INTRODUCTION 
In the advancement of technology development, the power converters are 
becoming widely used in the electrical industry. Nowadays, almost all electronic 
applications are demanding ever-increasing functionality in producing lower input 
and output voltages, higher currents and minimum losses from their power supply 
systems. Therefore, Synchronous Rectification Buck Converter (SRBC) is used 
having MOSFET acted as a switch to achieve the rectification function typically 
performed by diode. SRBC improves the performance, power density, 
manufacturability and reliability and decreases the overall system cost of power 
supply systems. Thus, this project intends to study the relationship among the 
inductor, capacitor and resistor in SRBC and to find the optimized values of the 
parameters in both CCM and DCM conditions. The results obtained from 
simulation will then be analyzed. 
1.2 Problem Statement 
The semiconductor industry has recently developed low-cost DC/DC 
converters that employ synchronous rectification in most applications. The 
designers have many trade-offs to consider such as losses improvement without 
cost, size, accuracy and outputs. 
Even though the demand on producing high output current and low output 
voltage is high, it is difficult to generate and achieve the results. Due to this, the 
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study of the relationship between the inductor (L), capacitor (C) and resistor (R) 
in the SRBC is required. Moreover, the study will look into how far these 
parameters can influence the operation in CCM and DCM based on the optimized 
values. 
1.3 Research rational of Fundamental SRBC circuit design 
The lower resistance in overall circuit, the lower voltage spike on the 
switch node terminal VN as shown in Figure 1 can be acheived. This node is also a 
point to observe the conduction of s2 body diode . 
. . ·l 
• . . . . s ..•. 
• JJ 
~·~ L 
Figure 1: Conventional SRBC circuit 
1.3.1 EffictsofDCMandCCM 
The switching loss in the switch S1 and the reverse recovery loss in S2 
body diode can be minimized by allowing inductor current h to operate in DCM . 
A high output inductance (L) value can be used so that h flow will allow Sf body 
diode to tum on before Sf conducts during dead time, Td [1]. In CCM, h never 
touches zero, so this may cause switch Sf to experience hard switching but the 
operation of S2 current can easily reverse and reduce the body diode recovery loss. 
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Therefore, different load currents (varying load resistance) definitely will 
influence the total loss in the SRBC circuit. 
1.4 Objectives 
The objectives of the project are: 
i. To study the relationship of L, R and C of conventional SRBC design 
circuit. 
ii. To see the impact of these parameters to the output current and 
voltage. 
iii. To determine the optimized output current for both CCM and DCM. 
iv. To compare and analyze the results of conventional SRBC with 
controlled SRBC. 
1.5 Scope of Study 
The scope of study will involve PSPICE simulation in the design of SRBC 
circuit where the setting the parameters is required. The SRBC's characteristics 
are important in determining the best results of the project. Overall, the project 
scope is divided into two stages whereby the first stage is the theoretical study of 
the parameters in the SRBC. The second stage will be to model and simulate the 
design of SRBC circuit using PSPICE. The simulation will illustrate the 
waveform of SRBC circuit indicating the best output current and voltage. Besides, 
the studies also concentrate on the CCM and DCM to see the impact on the SRBC 
performance. This circuit uses the frequency of 1 MHz, time delay of 15 ns and 




2.1 Pulse Width Modulation (PWM) 
Conventional Pulse Width Modulation (PWM) technique is a process of 
interrupting power flow and controlling duty cycle of the converter. The use of 
PWM structure operating at a switching frequency more than 500 kHz normally 
can cause considerable losses due to the switching on the semiconductor device [2] 
where high switching stress will develop. 
PWM is a method of transmitting information on a series of pulses. The 
data transmitted is determined based on the width of these pulses to control the 
amount of power being sent to the load. In other words, PWM is 
a modulation technique for generating variable width pulses to represent the 
amplitude of a wave. PWM is used to reduce the total power delivered to a load 
without resulting in loss, which normally occurs when a power source is limited 
by a resistive element. The fundamental principle in the whole process is that the 
average power delivered is directly proportional to the modulation duty cycle [3]. 
High frequency PWM power control systems can be realized 
using semiconductor switches. Here, the discrete ON or OFF state of the 
modulation can be used to control the switches, thereby controlling the voltage or 
current across the load. The major advantage with these types of switches is that 
the voltage drop across it during conducting and non-conducting states is ideally 
zero. PWM is widely used in voltage regulators. It works by switching the voltage 
to the load with the appropriate duty cycle, D as in Figure 2 whereby the output 
voltage is regulated at the desired level [3]. 
4 
3.0V .. ON 
OFF 
i 
ov ;-h-···~ .......•.. ~ ... -... -:-•. ---
238.75~s 239.60~s 248.40~s 241.20~s 
Time 
Figure 2: Example ofPWM signal 
2.2 Synchronous Rectifier Buck Converter (SRBC) 
SRBC as opposed to conventional buck converters can achieve high 
efficiency in today's low-voltage, high-current applications because they replace 
the schottky diode of buck converters with a MOSFET as shown in Figure 3. As a 
result, the power they dissipate in the off-period is reduced significantly [4]. 
On the other hand, the use of MOSFET in replace of the schottky diode 
prohibits the converter from entering the discontinuous conduction mode (DCM) 
and reduces the conduction loss. In this circuit, a control switch, S1 and 
synchronous switch, S2 are conducting in complementary manner. Here, the 
charging and discharging of inductor current, h will produce an output voltage 
based on duty cycle set by S1. More importantly, issues related to dead time will 
greatly result in lower efficiency and affect the performance of the converter [ 4,5]. 
The SRBC can operate in CCM, even down to no load. During the dead 
time periods, the h flows through the s2 body diode. This body diode usually has 
a very slow reverse recovery characteristic that can adversely affect the 
converter's efficiency. An external Schottky diode can be placed in parallel with 
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S2 to shunt the body diode and prevent it from affecting the converter's 
performance. The added diode can have a much lower current rating because it 
only conducts during the small dead time (which is typically less than a few 
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Figure 3: Conventional SRBC with schottky diode 
2.2.1 Review ofSRBC circuit 
A buck converter is shown in Figure 4. It is a step-down circuit which 
produces a lower output voltage than its DC input. In this circuit, the freewheeling 
diode turns on shortly after the switch turns off which results in a voltage rise 
across the diode. The diode's capacitance is charged during switch turn-on which 
gives power dissipation, P d in diode given by Eq. (I) and the voltage drop, Vd 
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DIODE c R .5 < 
Figure 4:Buck Converter with Rectifier Diode 
Figure 5 shows the SRBC inheriting a modified version of the basic buck 
converter circuit topology where the diode is replaced with a second switch, S2• 
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c ) 
c-1 I s2 ---j~ j 
Figure 5 :Modified Buck Converter (Adding S2 Switch) 
The conventional SRBC circuit with gate drive block is shown in Figure 6. 
The circuit consists of a S1, S2, an inductor, a capacitor, and a resistor. When S2 is 
used, it may degrade the efficiency of the converter at light load by disallowing h 
from entering the DCM and maintaining operation in CCM. This happens because 
MOSFET allows bidirectional flow of i[. In short, SRBC enables high frequency 
operation but produces low efficiency at low output power. At lighter loads than io, 
efficiency degrades because the switching loss dominates the total input power. At 
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heavier loads, the efficiency decreases due to higher conduction losses associated 










Figure 6: Conventional SRBC Circuit with gate drive 
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2.2.2 Advantages and disadvantages ofSRBC 
Replacing the diode with S2 which advantageously selected for lowering 
conduction loss, will reduce the voltage spike of gate voltage of S2 and improve 
the performance of the converter. Some advantages and disadvantages in having 
S2 are as shown in the Table 2.1 [8]: 
Table 2.1: Advantage and Disadvantages of S2 
ADVANTAGES DISADVANTAGES 
a) Allows bidirectional power flow a) Both switches, S1 and S2 are always 
b) Efficiency can increase because on- conducting even if there is no energy 
state voltage drops of s2 is less than being transferred. 
forward voltage of diode. b) Higher losses are present in switches 
c) Control can be simplified. and also in L. 
c) May cause additional ripple 
overshoot in drain voltage of S2. 
d) Will introduce an induced dv/dt 
switching, which may degrade the 
performance [9]. 
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2.2.3 Issues in SRBC 
In designing the SRBC circuit, the performance of the circuit is important 
in order to maintain the circuit in stable operation. Here, some issues in SRBC are 
presented in Table 2.2. 
Table 2.2: Summary of issues in SRBC 
COMPONENTS PAPER ISSUES 
PWM [2] -The use of PWM structure operating at a switching frequency more than 
500 kHz normally can cause considerable losses due to the switching on 
the semiconductor device where high switching stress will develop. 
INDUCTOR -A higher L produces larger voltage swing at the load, leading to the 
reduction of switching time due to smaller gate voltage value, increase in 
[5] trise and tree and also switching loss. 
-Even though, large L will reduce ripple, it limits the energy transfer 
speed but a small value can produce a faster slew rate. 
-With a smaller L, the gate drive speed improves as this will increase 
[13] transient time but with the cost of high power loss. 
-Smaller L can help increase faster transient response and high power 
[14] density. 
-A smaller inductor value enables a faster transient response; it also 
[19] results in larger current ripple, which causes higher conduction losses in 
the switches. 
-The smaller inductor also requires a larger filter capacitor to decrease 
the output voltage ripple. 
CAPACITOR -Lower in capacitor value causes in large overshoot and large voltage 
[19] ripple. 
-It effects the voltage during the time the switch is off. 
RESISTOR -The advantage of this method is that it provides the highest tolerance 
[!OJ accuracy. 
-The disadvantage is that it lowers the system efficiency. 
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Figure 7: Operating Waveforms ofSRBC Circuit (with no Td) {ll] 
Figure 7 shows the ideal operating waveforms for SRBC circuit. Depending 
on the applicable L value, the load current operates in CCM mode where heavy 
load current is expected to drive the output. Ideally, there will be no cross 
conduction . The drain current of S1 and S2 are charging during turn-on of S1 and 
S2 respectively. Clearly by referring to the node switch, VN waveform in the figure, 
there is no negative region indicating zero body diode conduction. Details in 
calculating the parameter values are described in details in [11] which is briefly 
explained below. 
a) Switching frequency, fs 
The switching frequency,fs influences the efficiency ofthe system. 
At higher switching frequency, more power will be dissipated in the SRBC. 
The efficiency is calculated using Eq. (3) 
(3) 
Where P TLoss = total power loss 
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b) Output capacitance, C 
Output capacitor, C is used to reduce the voltage ripple at the load. The 
charge of the capacitance used also depends on load current ripple, /).i[ and the 
switching frequency, Eq. (4). From here, the voltage ripple, /).v0 and the minimum 
capacitance value can be calculated using Eq. (5) and Eq. (6). The waveform is 
shown in Figure 8. C must be large in order to regulate output voltage level. 
- 1 X A • X '"'' q-- "'"L -
• • 
Where q = 2 X C X llv0 
Rearraging 
c > !lit 













Figure 8: Capacitor current and voltage output waveform ofSRBC circuit 
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c) Output Inductance, L 
The function of the inductor is to limit the current through the load when 
the switch is conducting. The inductor can control the percentage of ripple. The 
current ripple magnitude, Jj.i£ can be found from Eq. (7) resulting L to be Eq. (8). 
Smaller L can help increase faster transient response and high power density [12]. 
In addition, it can determine the circuit operation either in CCM or DCM. 
!J.i ;;; Vin - Vo (D) 
L LXfs 




With a smaller L, the gate drive speed improves as this will increase 
transient time [13] but with the cost of high power loss. Peak current will increase 
and this eventually adds to the losses of the gate driver. The optimized L value 
given by Eq. (8) [14]. Nevertheless, this Lis subject to manufacturing variation. 
A higher L produces larger voltage swing at the load. In addition, this will 
lead to the reduction of switching time due to smaller gate voltage value and 
switching loss. Even though, large L will reduce ripple, it limits the energy 
transfer speed but having a small value can produce a faster slew rate. So, this is 
one of the reasons why L has to be optimized [5,14]. 
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2.2.5 Body Diode Conduction Loss 
When S1 and S2 are off, parasitic body diode of S2 is forward biased due to 
the continuity of h, and thus generating an undershoot of approximately - 0. 7 V at 
VN. This whole negative duration indicates the duration of body diode conduction. 
S2 body diode is turned on by a circulating current that flows into L as soon as S1 
is turned off. However, S2 can concurrently conduct with its body diode, creating 
stored charge that must be removed before S2 can support voltage. This leads to 
high switching loss in S1 and an increase in reverse recovery loss in S2 body diode. 
So, S2 needs to be turned off completely before S1 starts to conduct during Td 
[5,15]. 
After Td delay ends, S2 will start to conduct. Since the forward voltage 
drop across S2 is much lower than its body diode voltage drop, this will allow h to 
flow through S2 instead [16]. Figure 9 shows the effect of the body diode 
conduction. 
ov 
Body diode conduction 
Figure 9 : Body Diode Conduction 
The effect of body diode is circled in the Figure 9. The period of the body 
diode conduction is related to Td. The longer Td is, the longer body diode 
conduction period will be. Allowing the ir to flow through the body diode of s2 
switch has a degrading effect on the overall converter's performance since it 
contributes to the losses. Note that the t8v increases with Td and so does the body 
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diode conduction loss [9, 17]. This shows that as Td value increases, the power 
losses will increase. The equation is given by Eq. (9), 
where 
VF = body diode forward voltage drop 
tsn =body diode conduction time 
(9) 
The losses are proportional to the body diode conduction time. A smaller 
body diode conduction time will have smaller conduction losses. Thus, in order to 
have a low body diode loss, a shorter Td delay is required. In high frequency low 
output voltage powerstage, the additional loss due to body diode conduction can 
be as high as 6% from overall loss [18]. 
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2. 2. 6 Continuous Conduction Mode (CCM) in SRBC 
Current flows continuously in the inductor during the entire switching 
cycle in steady state operation. In most SRBC applications, overall performance 
is usually better using continuous mode, and it allows maximum output power to 
be obtained from a given input voltage and switch current rating. The current 
through the inductor is rising linearly [19]. 
CCM is when the inductor current always is at positive region. The 
inductor current flows in the positive direction toward the output during an entire 
switching cycle, constantly supplying current to the load. In this mode, the S2 is 
on whenever S1 is off, so the current always flows through a low impedance 
switch channel, minimizing voltage drop and conduction loss. This is the most 
efficient operation mode however, the conduction losses in the power devices are 
usually dominant. The ripple current depends on inductor value, switching 
frequency and output voltage, but is constant regardless of load as long as the 
converter remains in constant frequency operation. The small value of R will 
maintain the SRBC circuit operating in CCM [20] as in Figure 10. 
1 
OL---------------~t 
Figure 10: CCM [19] 
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2.2. 7 Discontinuous Conduction Mode (DCM) in SRBC 
In DCM, the inductor current falls to zero and remains at zero for some 
portion of the switching cycle. It starts at zero, reaches a peak value, and returns 
to zero during each switching cycle. In applications where the maximum load 
current is fairly low, it can be advantageous to design for discontinuous mode 
operation. In these cases, operating in DCM can result in a smaller overall 
converter size (because a smaller inductor can be used). Often the output capacitor 
must be large to keep the voltage constant This is because MOSFET switch, 
unlike a diode based rectifier, allows negative inductor current ir, indicating a 
reverse leakage current from the load to ground. This current leakage costs an 
additional power loss and undermines the light load efficiency [19, 21]. The DCM 
typically occurs with large inductor current ripple in a converter operating at light 
load which means it requires low output current to drive the load containing 
current-unidirectional switches. [22] 
The resistance valueR influences the operation mode in the SRBC .When 
R is increased, the de load current is decreased and it will go into DCM as in 
Figure 11. The de component of inductor current h will then decrease, but the 
ripple magnitude Air will remain unchanged. But, by allowing inductor current ir 
to operate in DCM, these will minimize the losses caused by the switches in such 
way S1 will experience swithing loss and reverse recovery loss in S2 switch body 
diode [5, 23]. 




3.1 Project identification 
The overall design methodology throughout this project is shown in 
Figure 12 below: 
Start 
Research and study on 
SRBC 
Design and simulation 
work 
Analysis of the results 
Reporting 
NO 
Figure 12: Flow of the project 
18 
3.2 Research and study on SRBC 
The study is done based on basic operation and concept of conventional 
SRBC circuit. All information such as related waveforms, issues, and associated 
techniques in designing the gate drivers are gathered from the internet, journals 
and thesis. The purpose of this step is to understand the basic concept, investigate 
the issues and also be able to differentiate the CCM and DCM operations. 
3.3 Design and simulation works 
The project starts with designing and simulating the basic conventional 
SRBC. The circuit used for this project is indicated in Figure 1. In designing the 
circuit, all related topologies, selection of the suitable components, parameters 
and calculations will be determined. Here, the conventional SRBC circuits are 
designed based on the design specifications that have been stated as follows: 
a) D: 0.25 
b) V;n: 12 V 
c) V0 : 3 V 
d) Switching frequency, f.= 1 MHz 
There are limiting parameters that need to be checked and ensured in order 
to get the best outputs. The limiting parameters are the duty ratio, D, inductor, L, 
capacitor, C and resistor, R. The optimized values of all parameters are chosen 
wisely with regards to the objectives of this project. 
After the SRBC circuit is drawn using PSPICE software, the PWM setting 
of S1 and S2 are first set-up with duty ratio of 250 ns for 1 MHz frequency. Then, 
all optimized values of the L, C and R that produce high output current with 3 V 
output voltage are substituted in the circuit. As all the settings are completed, the 
circuit is simulated and parameters such as node voltage, VN, output current, io 
inductor current, h and output voltage, Vo are observed and evaluated. 
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3.1.1 Optimization of the duty ratio, D 
The variation of PWM 1 and PWM 2 can influent the duty ratio, D. Duty 
ratio determines the length of conduction time power MOSFET S1 and it must 
provide sufficient on-time for h to completely charge and discharge. Otherwise, 
this eventually results in oscillation during tum-off and hence generates power 
loss. Table 3.1 shows the settings of PWM 1 and PWM 2 used in SRBC circuit. 
Table 3.1: Setting of pulse width of S1 and 82 
PWMJ PWM2 
VI ov ov 
V2 5V 5V 
TD Ons 265 ns 
TR 5 ns 5 ns 
TF 5ns 5 ns 
PW 240ns 710ns 
PER 1000 ns 1000 ns 
In 1 MHz switching frequency, pulse width duration of250 ns is chosen as 
a benchmark in the design, resulting in a duty ratio of 25 %. The duty ratio is 
important as it controls the charging and discharging of the inductor current 
during the conduction of s/ and s2. 
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Figure 13: Duty ratio 
Time, t 
As shown in Figure 13, the duty ratio, D is provided in each PWM of S1 
with the applicable dead time, Td in between. The Td is set to 15 ns to avoid S1 
and S2 from overlapping. The duty ratio for both S1 and S2 is calculated as Eq. (1 0) 
and Eq. (11) below: 
tz -t1 
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Figure 14: PWM measured points in PSPICE 
Figure 14 shows where the PWM is measured in PSPICE. Using the 
voltage differential maker, the voltage and the waveform of the PWM are checked 
to make sure the circuit is operated at correct duty ratio. 
3.3.2 Optimization ofL, C, and R 
The correct parameter values are important in order to get the output current 
and voltage. Equation (5) until Eq. (8) are the equations used to calculate the 
parameters required in designing the circuit. The equations also determine the 
boundary of CCM and DCM. 
To determine the value of inductor and capacitor, it is assumed that the output 
ripple voltage is within± 1% of the Vo, which is equal to 0.03 V. The value of 
the inductor is fixed and then substituted into Eq. (6) to obtain the value of 
capacitor. The load resistor is chosen based on 3 V output voltage. For CCM, the 
optimized value of inductor is chosen to be 15 J.IH, capacitor is 0.625 J.IF and 
3.5 n for resistor. For DCM, the same step is repeated and the optimized values 
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are 1 !!H of inductor, 9.375 !!F of capacitor and 4 n of resistor. The value of 
resistor for DCM is chosen to be higher than CCM to control the output voltage 
of 3 V. After the values of all parameters are determined, the circuit is simulated 
and the node voltage, output voltage, current and also the inductor current are 
measured. Node voltage is observed to ensure the PWM or switching pulses are 
generated correctly. Meanwhile, the output voltage and current are measured 
based on their average values. Then the inductor current is obtained to check the 
operation of the SBC whether it is in CCM or DCM. 
Figure 15 and Figure 16 show the optimized values of CCM and DCM for 
PSPICE simulation respectively. 
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Figure 16: DCM circuit of optimized parameters 
3.4 PSPICE simulation 
The simulation is required to check whether the designed circuit meets the 
expectation and produces the desired output. Here the outputs are determined by 
the PSPICE simulation. The graphs obtained will be observed and analyzed. This 
is to ensure the correct output from the designed circuit can be determined. If 
simulation results are not correct, the circuit will be re-designed using different 
values of L, C and R. Table 3.2 shows the optimized parameters simulated in 
PSPICE. 
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Table 3.2: Simulation Parameters ofSRBC forfs: lMHz 
CCM DCM 
Inductor, L 15!-IH 1!-IH 
Capacitor, C 0.625 1-1F 9.375 1-1H 
Resistor, R 3.5n 4Q 
MOSFET, S1 & S2 IRFP250 1RFP250 
V;. 12 v 12 v 
Figure 17 shows all the points of all parameters measured in PSPICE. 
First, the output voltage is checked to be 3 V or almost 3 V. Then, the voltage 
node is observed to make sure the correct voltage is produced as the input of 12 
V. Then, the inductor current is observed whether it enters CCM or DCM mode. 
In addition, the peak and average of inductor currents are recorded. All results of 







Figure 17: The points of all parameters measured in PSPICE 
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3.5 Analysis of results 
In this step, all graphs and data are obtained from the PSPICE simulation. 
They are collected for the analysis purposes to meet the objectives of this project. 
The comparisons are based on the outputs characteristics, advantages and 
disadvantages of SRBC circuit. The evaluations refer to node voltage, inductor 
current output voltage and current waveform pattern of the SRBC, the power 
losses and also the ripple for both voltage and current. The analyses are based on 
two conditions: CCM and DCM. Lastly, the results of conventional SRBC are 
compared with the results of Adaptive Gated Drive (AGD) [25], AGD and 
compensator [25], MOSFET parallelism [26] and MPPT [27]. The comparisons 
are made to analyze the performance of the conventional SRBC circuit in term of 
the average output voltage Vo(avg) , average output current, ioavg., average current 
ripple, io ripple peak-peak, average voltage ripple, V0 ripple peak-peak and body 
diode conduction loss, PniJ. 
The average current ripple, i0 ripple peak-peak, average voltage ripple, Vo 
ripple peak-peak and body diode conduction loss, Pnv is given by Eq.(l2) and 
Eq.(9): 
V0 ,i0 ripple peak- peak= psak-avrg X 2 X 100 avrg 
3.6 Reporting 
(12) 
In this part, all the analysis and findings are then be written and compiled 
in a thesis and summarized in techuical report. 
3.7 Tools and Equipment Required 
For the accomplishment of the project, there is a need for a certain 
software application especially for Modelling and Simulation process for my 
design project. In this project, I am required to model, design and simulate the 
circuit using PSPICE software which is Microsim Design Manager,Version 8.0. 
In addition, I also used OriginPro software, version 8.0 to plot the graphs. 
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CHAPTER4 
RESULT AND DISCUSSION 
4.1 Chapter overview 
The simulation results are comprehensively discussed which include the 
optimization of the parameters value and performance analysis of the circuit. The 
SRBC circuit is evaluated in terms of its output current, output voltage, voltage 
node, body diode conduction loss, voltage ripple and also current ripple. The 
analyses are divided into two conditions which are CCM and DCM. In addition, 
all results of the conventional SRBC will be compared with the result of SRBC 
using controller. 
4.2 Optimization of parameters in SRBC 
Based on the conventioual SRBC shown in Figure I, the limiting 
parameters to be measured are D, L, C and R. These parameters are determined 





4.2.1 Optimization of duty ratio, D 
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Figure 18: Indication of pulse width, dead time and delay time for S1 and S2 
MOSFET for Td=15 ns. 
583.6~ts 
The minimum D is required as it controls the output of the circuit. As 
shown in Figure 18, 250 ns pulse width of 1 MHz switching frequency indicates a 
portion of 25 % tum-on time from one cycle. The graph of Figure 18 is generated 
from the simulation ofVgs,s1 and Vgs,s2. 250 ns indicate the tum-on time of S1 
and 710 ns is the tum-on of S2.The other settings of S1 and S2 are tabulated in 
Table 3. 
Both 81 and 82 MOSFETs conduct complementarily of each other. The 
time when the both MOSFETs are not conducting is known as the dead time, Td. 
PWM I is the pulse width of 81 and similarly is PWM 2 the pulse width of 82. Td 
is set at the constant value of 15 ns indicating the delay time before S2 starts to 
conduct. With this Td, the SRBC will not experience cross conduction loss when 
both of the switches are partially or fully turned on. 
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4. 2. 2 Optimization of L, C and R 
The de-de converters can be operated in two distinct modes which are 
CCM and DCM with respect to the inductor current h. It can be determined by 
looking at the lower peak of the inductor current. 









Figure 19: CCM with respect to inductor current h. 
Figure 19 depicts the CCM in which inductor current is always greater 
than zero. In Figure 19, the lower peak of inductor current is 702.634 rnA. This 
proves that the operation is in CCM. Meanwhile, Figure 20 shows the inductor 
current entering DCM as the lower peak indicates -333.001 mA which is below 
than zero. 
The value of L, C and R can be determined using Eq. (5) until Eq. (8). For 
CCM, the value of Lis fixed to 15 11H. Then using Eq. (6) Cis equal to 0.625 11F 
and R of 3.5 n is chosen to maintain the value of the output voltage. For both 
conditions in CCM and DCM, the value of voltage ripple, d VL is assumed to be 
1% of the V0 , therefore dVL = O.o3 V. The same step is applied for DCM, and we 
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Figure 20: DCM with respect to inductor current h . 
For SRBC, the value of L determines the boundary between CCM and 
DCM is given by Eq. (8). The inductor current iL in CCM consists of a de 
component io with superimposed triangular ac components. Current ic causes a 
small voltage ripple across the de output voltage, V0 • Therefore, to limit the peak-
to-peak value of the ripple voltage below a certain value ~ VL, C must be greater 
than as in Eq. (6). 
30 
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_____._ inductor curren 
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inductor (uH) 
Figure 21: Graph ofDCM vs CCM values at R=3.5 Q 
Table 4.1: Data of CCM and DCM values at R=3.5 n 
L (~tH) C (~tF) h (A) at lower peak 
0.5 18.75 -1.2965 
1 9.375 -0.243 
1.4 6.696 0.0194 
3 3.125 0.4166 
5 1.875 0.559 
15 0.625 0.7026 
30 0.3125 0.742 
Figure 21 represents all data in Table 4.1. It shows that as L value goes 
smaller, h is going to negative region. The value of C depends on the value of L 
based on Eq. (6) and Eq. (8). Based on Table 4.1, we can see that it enters DCM 
when the value of L is smaller than C and vice versa for CCM. The highlighted 
region in Table 4.1 shows the optimized value for L and C for this circuit. The 
intersection in Figure 21 represents the optimized value for CCM. Both of these 
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Figure 22: Output voltage at various values of inductor at R=3.5Q 























Table 4.2: Average output voltage and output current for various values of 
inductor at R=3.50 
L (JlH} Average output voltage, (Y) Average output current, (A) 
Vo = [ Vu22.,. !!"'11-V!owsr !!••<] 
2 
io=[iue~er e_e-a.k ;izou•er !W] 
0.5 2.9 0.827 
1 2.65 0.758 
3 2.66 0.760 
5 2.68 0.766 
15 2.70 0.773 
30 2.70 0.771 
The summary of the average output voltage and current of Figure 22 and 
23 are summarized in Table 4.2. Even though the average current and voltage for 
0.5 !!H is higher than the 1 !!H of L, the optimized value of 1 !!H is chosen for the 
boundary condition of DCM. Meanwhile for CCM, even though the average 
output voltage for 15 !!H and 30 !!H are the same, 15 !!H of L is chosen as the 
optimized value since the value of the output current is higher than for 30 !!H . 
Based on Table 4.2, DCM average voltage is 2.65 V which is 10 % 
(3•2~65)V :.eiOO I from the actual value of 3 V. Hence, the value of the resistor needs 
to be increased as it controls the output voltage and current. 
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Figure 24: Output voltage of L= I 11H at R=4 0 for DCM 
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Figure 25: Output current of L= 1 f.lH at R=4 n for DCM 
Figure 24 and Figure 25 show the output current and output voltage for 
DCM when the resistor value is changed to 4 n. Hence, the value of voltage is 
also changed to 2.705 Vas in Figure 24 but it gives impact on the average output 
current shown in Figure 25. The average output current drops to 0.676 A. It 
follows the Ohm's law which states that value of resistance is inversely 
proportional to the current. In SRBC, resistor acts as load. When the value of 
resistance is high, the average current produced is low and the converter may 
enterDCM. 
Table 4.3: Values of resistor, average output current and voltage for CCM 
Resistor (0) Average output current (A) Average output voltage (V) 
3.0 0.85 2.60 
3.5 0.77 2.70 
4.0 0.66 2.80 
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Figure 26: CCM intersection of optimized value 
Table 4.3 and Figure 26 show the data and the graph of average output 
current and voltage at several resistor values. This is to find the optimized value 
of the resistor in CCM. As we can see in Figure 26, the intersection between the 
voltage and current is at resistor value of 3.6 n. The value of 3.6 n is not 
common. So, the value of3.5 n is chosen as the optimized value in CCM instead 
of 4 n because the value of current and voltage at 3.5 n is higher than at 4 n. 
Table 4.4: Values of Resistor, average output current and voltage for DCM 
Resistor (0) Average output current (A) Average output voltage (V) 
3.0 0.850 2.60 
3.5 0.750 2.65 
4.0 0.678 2.71 































Figure 27: DCM intersection of optimized value 
The graph of Figure 27 represents all data in Table 4.4 ofDCM. Based on 
Figure 27, it shows that the intersection is at 3.95 n "'4 n. This proves that 4 n is 
the optimized value ofDCM. 
The summary of the optimized values of all parameters for CCM and 
DCM are summarized in Table 4.5. 
Table 4.5: Optimized parameters value for CCM and DCM 
Parameters CCM DCM 
Inductor, L 15 JlH 1 JlH 
Capacitor, C 0.625 JlF 9.375 JlF 
Resistor, R 3.5 n 40 
37 
4. 2. 3 Simulation results of optimized parameters of CCM 
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Figure 28: VN, Vr, hofthe SRBC for CCM 
Figure 28 shows the node voltage, VN, inductor voltage, Vr and current, h 
of SRBC in CCM where h is 702.852 rnA . VN is nearly equal to the input voltage, 
12 V which is 11.912 V and hence the PWM signals that feed into the SRBC are 
correct. CCM is preferred for high performance and good utilization of 
semiconductor switches [22]. In this project, the SRBC is designed with a small 
value of the resistor which is 3.5 n in order to maintain the converter outputs. 
Meanwhile for inductor voltage, Vr is 9.224 V, 9 V is almost equal to theory 
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Figure 29: Vg:;,S2 and id:;,SI for CCM 
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Figure 29 shows Vg,S2 and irJs.si for CCM condition. The drain current of 
S1 in Figure 29 shows the charging operation during its turn-on. The ids charges 
fast to maximum after Td as S1 turns on. The current, itJs,si overshoots to 4.5547 A 
and then drops drastically. This causes current loss in the circuit since the correct 
current should be as red dotted line. This leakage current loss will flow to the 
body diode during Td. When Vgs.s2 is conducting, it shows that itJs,si is discharged 
to zero as in Figure 29. 
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Figure 30: Vgs.sJ, Vgs.s2, ids,SI and i<1sos2 of CCM 
Figure 30 shows Vgs.SJ, Vgs.s2, i<~sosi and ids.s2of CCM. It clearly shows that 
ids.s2 will continue to discharge even though S2 is already turned-off. Despite to the 
impact of loss portion in ids,si signaL The ids,s2 will continue flowing in S2 body 
diode producing small amount of body diode conduction loss. When the S1 is 
conducting, it shows that the current ids,SI is fully discharged to ground as the 
value states is 11.495 J.1A ~ 0. Meanwhile when S2 is conducting, it shows in 
Figure 30 that the current ids,S2 is -779.205 rnA indicates that the current is not 
fully discharged to ground. 
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Figure 31: Node voltage, VN of CCM 
447.00 ~s 
The body diode conduction loss is measured from node voltage, VN as 
shown in Figure 31. The right side of node voltage shows the body diode of S2 
whereas at the left side is for SJ. S2 body diode is turned on by circulating current 
that flows into L as soon as S1 turns off. The period of the body diode conduction 
is related to Td. The longer Td is, the longer the body diode conduction period 
will be. This allows h to flow through body diode s2 switch which degrades the 
overall performance since it contributes to loss. The result obtained shows the 
recovery time for node voltage is 0.054 us (447.035 !lS - 446.981 1-1s) for S1• 
Meanwhile for S2, it is assumed there is no body diode conduction since the body 

















Figure 32: Body diode conduction for DCM 
Figure 32 shows the body diode conduction for CCM. The body diode 
occurs during dead time, Td Body diode conduction loss is one of the losses in 
the SRBC circuit. taD is 4.3378xl0'8 s (1.0289 f!S -0.9813 f!S), i0 is 770.260 rnA 
taken in Figure 33. Therefore, the amount of losses obtained is approximately 
16.87 mW (1-504.825 mAl x 770.260 rnA x 1 MHz x 4.3378x10-8) which is 
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Figure 33: V0 and io of the SRBC for CCM 
As in Figure 33, it shows that the output waveforms experience ripple. 
Hence, the average output voltage; Vo and io are taken into account. The average 
output voltage for SRBC is 2.696 V, which is slightly different from the 
theoretical value of 3 V. The Figure 14 also shows the average output current 
produced by this circuit is 773.260 rnA where it is the maximum current produced 
by conventional SRBC for CCM. The average output current is lower than the 
value of inductor current which is 841.322 rnA in Figure 28. This shows that some 
amount of current is consumed by the capacitor. 
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4.1. 4 Simulation results of optimized parameters of DCM 
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Figure 34: VN, Vr, h of the SRBC for DCM 
Figure 34 shows the node voltage, VN, inductor voltage, VL and current, h 
of SRBC in DCM. Node voltage controlled by PWM is correct since node voltage 
is 11.959 V ~ 12 V. With 12 V input, the inductor voltage, Vr manages to get 
9.191 V which means only 2.8776 V is transferred to the output resulting the 
output voltage not exactly 3 V. DCM which is defined by the inductor current, 
generates -332.724 rnA at the lower peak shown in Figure 34. The DCM is 
chosen at the boundary because it can generate high current at h. 
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Figure 35 shows V gs.Sl and itJs,sJ for DCM .The drain current of S1 shows 
the charging operation during its turn on. The iJs.sJ charges slow at the beginning 
and then it charges fast to maximum as S1 turns on. The increase in switching 
speed causes overshoot current to 1.6412 A. This causes losses and this current 
flows to the body diode of both switches leading to small loss in body diode 
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Figure 36: Vgs.sJ, Vgs.sJ, irJs,sJ and irJs,s2ofDCM 
Figure 36 shows Vgs.sJ, Vgs,s2. ido,si and ido.S2 of DCM. It proves that irJs,s2 
will continue to discharge even though S2 is already turned off. Despite to the 
impact of loss portion in i,J.,,si signal, the i,J.,,S2 will continue flowing in S2 body 
diode producing small amount of body diode conduction loss as Figure 38. When 
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Figure 37: Node voltage, VN ofDCM 
Figure 37 shows the peak voltage of node voltage is 11.959 V where it is 
approximated to be closed to 12 V input voltage. But it experiences losses as the 
slope of the graph differs from the theory. These losses of voltage node are related 
to the MOSFET switch and the value of the inductor and capacitor . When the 
value of the capacitor is larger than inductor, the capacitor tends to store larger 
amount of voltage. S2 experiences body diode conduction loss of15 ns ( 62.30lf1S 
- 062.286 f1S ) which is the same as Td. On the other hand, S1 is free from body 
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Figure 38: Body diode conduction for DCM 
Body diode conduction for DCM as shown in Figure 38 contributes the 
losses in the circuit. The tsv is equal to 1.5 x 10'8 s ( 234.00 J.IS -234.285 J.IS ) and 
the i0 is 676.129 rnA taken in Figure 39. Substituting into Eq. (12), the body diode 
conduction of DCM is 6.29 m W ( [-620.111 rnA[ x 1.5 x 10'8 s x 676.129 rnA x 
lMHz ). The body diode conduction occurs during the Td when 81 is fully turned 
off. When the lower peak is below than -0.3 V, there is possibility the current 
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Figure 39: V0 and i0 ofthe SRBC for DCM 
1.5205 ms 
As shown in Figure 39 above, the ripple causes the output waveforms to be 
inconsistent. The average output voltage for DCM is 2.705 V, which is slightly 
10 % e-2/ 05 ><100] in difference from the theoretical value of 3 V. Figure 39 
above also shows the average output current produced by this circuit is 
676.129 rnA where it is the maximum current produced by conventional SRBC 
for DCM. Even though the inductor current produced is high of 1.7212 A, the 
output current drops drastically because of the value of the capacitor is larger than 
the inductor value. 
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Summary of results for both CCM and DCM are recorded in the Table 4.6 
below. 
Table 4.6: Summary of results for Conventional SRBC 
CCM DCM 
Node voltage, VN 11.912 v I 1.959 V 
Peak Inductor Voltage, VL 9.224 v 9.191 v 
Peak Inductor Current, h 841.322 rnA 1.721A 
Average Output Voltage, Vo 2.696V 2.705 v 
Average Output Current, i0 773.260mA 676.129mA 
4.2 Comparative Assessment 
The comparison between Conventional SRBC with Adaptive Gate Drive 
(AGD), Compensator and AGD, MOSFET Parallelism and Maximum Power 
point tracking (MPPT) are carried out on the performance of the circuit. All 
results of the circuits are taken from [25], [26] and [27] which are shown in 
Appendices. 
4.2.1 Comparison between Conventional SRBC and AGD control scheme 
Table 4. 7: comparison of Conventional SRBC and AGD control scheme for CCM 
CCM 
Conventional % improvement of 
SRBC AGD [25] Conventional SRBC to AGD 
V o(avg), (V) 2.70 2.68 0.74 
ioav•. (rnA) 770.26 765.76 0.58 
Vo rioole oeak-oeak (%) 1.66 2.23 25.56 
io ripple peak-peak (%) 1.62 2.21 26.70 
Psv(mW) 16.87 20.79 18.86 
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Table 4.7 shows the results of Conventional SRBC and AGD for CCM. I 
can conclude that the performance of Conventional SRBC is better compared to 
AGD. In the Conventional SRBC, the average voltage and current have increased 
by 0.74% and 0.58% respectively. In designing the circuit, the ripple should be 
smaller as it affects the performance of the circuit. In this case, ripple voltage and 
current of the Conventional SRBC are lowered by 25.56% and 26.70% of AGD 
respectively. Furthermore, for the body diode conduction of Conventional SRBC 
gives a difference of 18.86 % compared to AGD. Therefore, for overall 
performance of CCM between Conventional SRBC and AGD, it has proves that 
Conventional SRBC gives better performance in all aspects compared to AGD. 
Table 4.8: Comparison of Conventional SRBC and AGD control scheme for 
DCM 
DCM 
Conventional % improvement of 
SRBC AGD [25] Conventional SRBC to AGD 
V olav•t (V) 2.70 2.68 0.74 
ioavg. (rnA) 676.13 670.60 0.82 
Vo rinnle oeak·neak (%) 1.02 1.65 38.18 
io rioole neak-peak (%) 1.06 1.62 34.56 
PBn(mW) 6.29 4.63 -35.85 
For DCM condition between Conventional SRBC and AGD in Table 4.8, 
the average voltage and current of Conventional SRBC are 0.74% and 0.82 % 
higher than AGD. Meanwhile, for the ripple voltage and current of Conventional 
SRBC are also higher than AGD by 38.18% and 34.56% respectively. But, the 
body conduction loss between the Conventional SRBC and AGD experiences 
reduction of 35.85 %. It can be concluded that, in DCM operation, the average 
and ripple voltage and current of Conventional SRBC are better than AGD. 
However, body diode conduction loss is high. 
51 
4.2.2 Conventional SRBC and Compensator and AGD 
Table 4.9: Comparison of Conventional SRBC and Compensator and AGD for 
CCM 
CCM 
Conventional Compensator % improvement of Conventional SRBC to SRBC andAGD [25] Compensator and AGD 
VruvgJ, (V) 2.70 2.99 -9.70 
ioavll. (rnA) 770.26 853.77 -9.78 
Vo rinnle neak·neak (%) 1.66 2.10 20.95 
io ripple peak-neak (%) 1.62 2.08 22.12 
PnD(mW) 16.87 0.00 -100.00 
Table 4.9 shows the comparison of Conventional SRBC and Compensator 
and AGD for CCM. The results in Table 8 show 9.70% improvement of voltage 
of the Compensator and AGD. Similiarly goes to the average current of 
Compensator and AGD where they have increased by 9.78 %. In contrast, for 
ripple voltage and current, the Compensator and AGD give higher ripple of 
20.95 % and 22.12 % which may affect the circuit performance. In term of body 
diode conduction, there is zero body diode conduction Joss for Compensator and 
AGD which minimizes the losses of the circuit 
Table 4.10: Comparison of Conventional SRBC and Compensator and AGD 
forDCM 
DCM 
Conventional Compensator and % improvement of Conventional SRBC to SRBC AGD [25] Compensator and AGD 
Vo(avg), (V) 2.70 2.99 -9.70 
ioavJl,(mA) 676.13 748.86 -9.71 
Vo rioole neak-neak (%) 1.02 3.48 70.69 
io rinnle neak-neak (%) 1.06 3.41 68.91 
PnD(mW) 6.29 0.00 -100.00 
Table 4.10 shows the comparison between the Conventional SRBC and 
Compensator and AGD for DCM. The Compensator and AGD gives 
improvement of 9.70% and 9.71 %than Conventional SRBC for average output 
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voltage and current respectively. Meanwhile the Compensator and AGD generates 
high ripple voltage and current of 70.69 % and 68.91 % compared to 
Conventional SRBC. Compensator and AGD gives better results of body diode 
conduction loss which is zero compared to conventional SRBC. 
4.2.3 Conventional SRBC and MOSFET Parallelism 
Table 4.11: Comparison of Conventional SRBC and MOSFET Parallelism for 
CCM 
CCM 
Conventional MOSFET % improvement of 
SRBC Parallelism [26] Conventional SRBC to MOSFET Parallelism 
Vo(avg), (V) 2.70 2.69 0.37 
ioavg,(mA) 770.26 863.84 -10.83 
Vo ripple Peak·~ak (%) 1.66 1.86 10.75 
io rioole r>eak-oeak (%) 1.62 2.36 31.36 
PnD(mW} 16.87 10.70 -57.66 
Comparison between Conventional SRBC and MOSFET Parallelism for 
CCM is shows in Table 4.11. MOSFET parallelism experiences reduction of 
0.37 % in average output voltage compared to Conventional SRBC but it gives 
improvement of 10.83 % of average output current. Besides that, MOSFET 
parallelism has higher voltage ripple and current which are 10.75% and 31.36% 
with the reduction of 57.66 % of body diode conduction loss compared to 
Conventional SRBC. This shows MOSFET parallelism has minimized the losses 
in the circuit. 
Table 4.12: Comparison of Conventional SRBC and MOSFET Parallelism for 
DCM 
DCM 
Conventional MOSFET % improvement of 
SRBC Parallelism [26] Conventional SRBC to MOSFET Parallelism 
VQ{ayg). (V) 2.70 2.74 -1.46 
ioavg, (rnA) 676.13 758.52 -10.86 
Vo rioole oeak-oeak (%) 1.02 1.34 23.88 
io rinnle oeak-neak (%) 1.06 1.00 -6.00 
PnD(mW} 6.29 0.00 -100.00 
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Table 4.12 shows the comparison of Conventional SRBC and MOSFET 
parallelism in DCM. I can see that MOSFET parallelism gives improvement in 
term of average voltage, average current, current ripple and body diode 
conduction loss which are 1.46 %, 10.86 %, 6% and 100% respectively. But, it 
gives drawbacks of voltage ripple with an increase of 23.88 %when MOSFET 
parallelism is implemented to SRBC circuit. 
4.2.4 Conventional SRBC and Maximum Power Point Tracking (MPPT) 
control scheme 
Table 4.13: Comparison of Conventional SRBC and MPPT for CCM 
CCM 
Conventional % improvement of 
SRBC MPPT [27] Conventional SRBC 
toMPPT 
V olavg). (V) 2.70 3.09 -12.62 
ioayg,(mA) 770.26 882.27 -12.70 
Vo ripple peak-oeak (%) 1.66 0.95 -74.74 
io riPPle oeak-Peak (%) 1.62 0.95 -70.53 
Pnv(mW) 16.87 0.00 -100.00 
Comparison between Conventional SRBC and MPPT for CCM is shown 
in Table 4.13. It shows that MPPT contributes better performance as the results 
are better than the Conventional SRBC. Average voltage and current give 
improvement of 12.62 % and 12.70 % and it lowers the value of ripple voltage 
and current by 74.74 % and 70.53 % compared to Conventional SRBC. In 
addition, body diode conduction loss for MPPT is zero which is I 00 % better than 
the Conventional SRBC. This proves that for CCM, MPPT gives better 
performance than Conventional SRBC in all aspects. 
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Table 4.14: Comparison of Conventional SRBC and MPPT DCM 
DCM 
% improvement of 
Conventional Conventional SRBC to 
SRBC MPPT [25] MPPT 
Vo(avol. (V) 2.70 3.11 13.18 
ioav•. (rnA) 676.13 777.81 13.07 
Vo rinnle neak·neak (%) 1.02 1.35 24.44 
io rioole oeak·oeak (%) 1.06 1.35 21.48 
Pnv(mW) 6.29 0.00 -100.00 
For DCM, the comparison between Conventional SRBC and MPPT is 
shown in Table 4.14. For DCM, MPPT results in higher voltage ripple and current 
than Conventional SRBC which are 24.44 % and 21.48 % respectively. The 
average output voltage and current gives improvement of 13.18 %and 13.07 % 
compared to Conventional SRBC. In addition, the body diode conduction loss of 
MPPT has reduced to zero that is much better than Conventional SRBC. I can 
conclude that the performance of MPPT is only affected by its ripple voltage and 
current. All other results of the controllers are summarized in the Table 4.15. 
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Table 4.15: Summary of Conventional SRBC, AGD, Compensator and AGD, MOSFET Parallelism and MPPT for CCM ad DCM 
CCM 
Conventional AGD [25] Compensator and AGD [25) MOSFET Parallelism SRBC [26] MPPT [27] 
V o(av•l. (V) 2.70 2.68 2.99 2.69 3.09 
ioav._(mA) 770.26 765.76 853.77 863.84 882.27 
Vo rinnle neak-neak (%) 1.66 2.23 2.10 1.86 0.95 
io ripple oeak-oeak (%) 1.62 2.21 2.08 2.36 0.95 
Psv(mW) 16.87 20.79 0.00 10.70 0.00 
DCM 
Conventional SRBC AGD [25] Compensator and AGD [25] MOSFET Parallelism MPPT [27] [26] 
V o(av•l. (V) 2.70 2.68 2.99 2.7362 3.11 
ioavg,(mA) 676.!3 670.60 748.86 758.52 777.81 
Vo ripple peak-peak (%) 1.02 1.65 3.48 1.34 1.35 
io ripple oeak-oeak (%) 1.06 1.62 3.41 1.00 1.35 





CONCLUSION AND RECOMMENDATION 
5.1 Conclusion 
In conclusion, the simulation work is performed to illustrate the 
performance of Synchronous Rectifier Buck Converter (SRBC). In addition, 
the relationship among the inductor, resistor and capacitor in the SRBC circuit 
is important in order to obtain the best values. Therefore, studies of the 
relationship among these parameters are carried out in order to improve the 
design of SRBC and the results gained have been discussed completely. The 
study of the parameters will help in designing the circuit and this will give big 
impact to the technology development in producing more efficient SRBC in 
the industry. The comparison between the conventional SRBC shows how far 
the performance of the Conventional SRBC to the application can achieved 
when it is not connected to a controller. 
Based on the results, it is found that the Conventional SRBC has 
advantages and drawbacks in the design. For CCM condition, it proves that 
the circuit produces high output voltage and current but gives high ripple peak 
to peak voltage and current which contributes losses in the circuit. As for 
DCM condition, it gives low output voltage and current but the peak to peak 
ripple voltage and current are low which help minimize the losses in circuit 
design. Therefore, the CCM condition can be used for application with high 
output voltage and current whereas the applications that consider losses in the 
circuit design, DCM condition is suitable to be used. 
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As for comparison between Conventional SRBC with the others controller, 
it shows that comparison between the Conventional SRBC with AGD shows 
that Conventional SRBC gives the best outputs in CCM and DCM, AGD only 
improves in minimizing the body diode conduction loss, Pnv. Meanwhile for 
Conventional SRBC versus Compensator with AGD, Conventional SRBC 
results in low voltage and current peak-to-peak in both CCM and DCM. 
Conventional SRBC is compared with MOSFET parallelism in CCM which 
shows improvement in producing improvement in average output current and 
minimizes the body diode conduction loss, Pnv while in DCM, Conventional 
SRBC only be able to give lower ripple peak-to-peak current. Lastly, for 
comparison between Conventional SRBC with MPPT, it shows that MPPT 
controller results in better improvement in all criteria in CCM but in DCM, it 
produces high voltage and current peak-to-peak ripple. Therefore, this shows 
that the MPPT controller is the best among all others controller. 
5.2 Recommendation 
Throughout this project, I am able to understand and know how to 
determine the parameters in the SRBC circuit using the correct equations. For 
future enhancement, it is recommended that the prototype is made in order to 
compare the experimental and simulation work. 
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Figure 41: AGD circuit for DCM 
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APPENDIX A-2: AGD and Compensator [25] 
Type III compensator 
Type III compensator 
nf ~ 
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Part of the filter used to determine 
the transfer function ofthe open 
loop SBC 
Figure 42: AGD and Compensator for CCM 
Part of the filter used to determine 
the transfer function of the open 
loop SBC 
Figure 43: AGD and Compensator for DCM 
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APPENDIX A-3: MOSFET PARALLELISM [26] 
L 
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Figure 44 : Circuit (81 :4; 82:3) for CCM 
Figure 45 :Circuit (SJ :4; S2:3) for DCM 
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APPENDIX A-4: MPPT [27] 
1} 
.. }. 
'"· . Mil ... 
. . . ·,_cl_-i----~·, 
. I ~/ .. . ..... . 
··l'-' "'. ' 
. . . , ...•• IJVi . . ~~:~-NV 
0.625 JlF 
C 1 R --~::,,, .. -
\: .\:,_'l.-1 -l--;--;--;--_,_! 
I . If;.· . . . . . 
+. / . MAX942M.IAIMX . 
/.4 . ~ 
·IIIJ18Z2_2 . 








. . ·h.:_ I Ml 
. . ) . '.! />-'_ .--. r-_ .-. -. - __ -I_0....,F_"_· !'1.1! . _.· •• 
.• "l--" . ..m 
6 
. ~-~. 8 J ..• 
Nl1~--l-!- · '·· - . -
. .., ~ I . 
•'"'--l-+-+-1---+' 





. -r· . D02BZ2_2 -
L 
I11H · · 
. ..•.• 9.375 11F 
C l R 
: f' 
Figure 47 : SRBC circuit connected with MPPT controller in DCM 
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APPENDIX A-5: GANTT CHART FOR FYP I 
No. Detail! Week 1 2 3 4 s 6 7 8 9 10 11 12 13 14 15 16117 liS 19 
1 Selection and Confirmation of Project i>;,; 
Title 
•••••••••• r--
2 Gathering information on SRBC 1.;&2, 1<. 1---
M 1---
3 Submission of Preliminary Report 
• 
I r--
D s E 1---






s u A 
-
5 Submission of Progress Report E t D M M y -
-
6 Design modelling and simulation in 
'< 
E J'.;.; li·;: l.t: tt . ·. ••••••••••••• PSPICE ,:.~·_',:,;;,>;: ''U .. . ... 
-
s w w 
-
7 Seminar T 
• 
E E 
E E E 
-
-
8 Finalize project work R 1·, ' F < K K 
-
-. 
- ~ 9 Submission oflnterim Draft Report B 
' 
R !---' 
10 Submission oflnterim Final Report E • 
r--
A 1---
11 Oral Presentation K r. 
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APPENDIX A-6: GANTT CHART FOR FYP II 
No Details/Week 13 14 





6 Submission of Draft Re ort 
Submission of Final Report+ Technical 
• 7 Re rt 8 Oral Presentation e 
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